

# TVM @ EdgeCortix - Heterogenous Al Hardware Acceleration

**Antonio Tomas** 

**DL** Compiler Engineer

www.edgecortix.com



## EdgeCortix Overview

- Founded in mid 2019
- Engineering driven with nearly equal mix of ML software, ASIC and FPGA experience


#### Goal

- ML Acceleration within heterogenous platforms
- Optimized for low-power edge deployment
- Scalable & modular IP
- Energy Efficient ML Inference System rather than yet another processor



"Next generation runtime reconfigurable Al processing architecture for edge inference"

### Summary of our Machine Learning Hardware Architecture



- Dataflow array architecture
- Runtime-reconfigurable Interconnect
- Heterogenous compute engines
- Scalable ML Inference accelerator

- Upto 52 TOPS (INT8)
- Optimized for batch size 1
- 10W-15W TDP

- Dual M.2 and Low-profile PCI-e
- PCI-E gen. 3.0
- LPDDR4x
- JTAG
- UART



#### The Machine Learning Accelerator Deployment Challenge!

#### Heterogenous compute














# High level summary of TVM with EdgeCortix MERA


We embrace three fundamentals parts of TVM to extend our own software stack - MERA

- Native support for Pytorch and TFLite front-ends
- Relay's QNN dialect for parsing INT8 quantized models at the framework level
- Bring Your Own Code Gen. extension:
  - MergeComposite (patterns)
    - Pattern matching of supported subgraphs (Composites)
  - AnnotateTarget()
  - MergeCompilerRegions()
    - Further merge composites into a single pattern to enable our compiler to have a larger scope for applying further low-level optimizations
  - PartitionGraph()


#### The MERA Compiler and Software Stack

#### **Pre-optimized**







#### Evolution of the Intermediate Representations



#### Flexible Graph Partitioning



#### MERA API to Deploy any Pre-trained Model / Models



<sup>\*</sup>Supports both x86 and Arm based host architectures, enabling execution on SoC or PCI-E type cards



# Challenges & Observations of using TVM with a custom Al accelerator

- Software is the most critical element for efficient deployment with any hardware platform.
- A general deep learning compiler like TVM (at a high level) may help achieve a common standard across vendor specific software tools better user experience & reduced adoption time

However, there are few key challenges (missing features) that we observed needs more attention from the open-source community. These are also some areas we are actively working on.

- Autonomous and efficient resource scheduling & memory allocation
- Efficiently deploying multiple models
- Runtime pipelining between processor and co-processors
- Built in quantization support for mixed precision networks
- Bring your own sparse networks / pruning techniques