


TVM Stack Overview


Tianqi Chen

Beginning of TVM Story


Beginning of TVM Story




Beginning of TVM Story







Beginning of TVM Story



.02 $p(\text{cat})$
.85 $p(\text{dog})$
.



```
// Pseudo-code for convolution program for the VIA accelerator
// Virtual Thread 0
0x00: LOAD(PARAM[ 0-71]) // LD@TID0
0x01: LOAD(ACTIV[ 0-24]) // LD@TID0
0x02: LOAD(LDBUF[ 0-31]) // LD@TID0
0x03: PUSH(LD->EX) // LD@TID0
0x04: POP (LD->EX) // EX@TID0
0x05: EXE (ACTIV[ 0-24],PARAM[ 0-71],LDBUF[ 0-31],STBUF[ 0- 7]) // EX@TID0
0x06: PUSH(EX->LD) // EX@TID0
0x07: PUSH(EX->ST) // EX@TID0
0x08: POP (EX->ST) // ST@TID0
0x09: STOR(STBUF[ 0- 7]) // ST@TID0
0x0A: PUSH(ST->EX) // ST@TID0
// Virtual Thread 1
0x0B: LOAD(ACTIV[25-50]) // LD@TID1
0x0C: LOAD(LDBUF[32-63]) // LD@TID1
0x0D: PUSH(LD->EX) // LD@TID1
0x0E: POP (LD->EX) // EX@TID1
0x0F: EXE (ACTIV[25-50],PARAM[ 0-71],LDBUF[32-63],STBUF[32-39]) // EX@TID1
0x10: PUSH(EX->LD) // EX@TID1
0x11: PUSH(EX->ST) // EX@TID1
0x12: POP (EX->ST) // ST@TID1
0x13: STOR(STBUF[32-39]) // ST@TID1
0x14: PUSH(ST->EX) // ST@TID1
// Virtual Thread 2
0x15: POP (EX->LD) // LD@TID2
0x16: LOAD(PARAM[ 0-71]) // LD@TID2
0x17: LOAD(ACTIV[ 0-24]) // LD@TID2
0x18: LOAD(LDBUF[ 0-31]) // LD@TID2
0x19: PUSH(LD->EX) // LD@TID2
0x1A: POP (LD->EX) // EX@TID2
0x1B: POP (ST->EX) // EX@TID2
0x1C: EXE (ACTIV[ 0-24],PARAM[ 0-71],LDBUF[ 0-31],STBUF[ 0- 7]) // EX@TID2
0x1D: PUSH(EX->ST) // EX@TID2
0x1E: POP (EX->ST) // ST@TID2
0x1F: STOR(STBUF[ 0- 7]) // ST@TID2
// Virtual Thread 3
0x20: POP (EX->LD) // LD@TID3
0x21: LOAD(ACTIV[25-50]) // LD@TID3
0x22: LOAD(LDBUF[32-63]) // LD@TID3
0x23: PUSH(LD->EX) // LD@TID3
0x24: POP (LD->EX) // EX@TID3
0x25: POP (ST->EX) // EX@TID2
0x26: EXE (ACTIV[25-50],PARAM[ 0-71],LDBUF[32-63],STBUF[32-39]) // EX@TID3
0x27: PUSH(EX->ST) // EX@TID3
0x28: POP (EX->ST) // ST@TID3
0x29: STOR(STBUF[32-39]) // ST@TID3
```



(a) Blocked convolution program with multiple thread contexts

```
// Convolution access pattern dictated by micro-coded program.
// Each register index is derived as a 2-D affine function.
// e.g.  $idx_{rf} = a_{rf}y + b_{rf}x + c_{rf}^0$ , where  $c_{rf}^0$  is specified by
// micro op  $\theta$  fields.
for y in [0..i)
  for x in [0..j)
    rf[ $idx_{rf}^0$ ] += GEVM(act[ $idx_{act}^0$ ], par[ $idx_{par}^0$ ])
    rf[ $idx_{rf}^1$ ] += GEVM(act[ $idx_{act}^1$ ], par[ $idx_{par}^1$ ])
    ...
    rf[ $idx_{rf}^n$ ] += GEVM(act[ $idx_{act}^n$ ], par[ $idx_{par}^n$ ])
```

(b) Convolution micro-coded program

```
// Max-pool, batch normalization and activation function
// access pattern dictated by micro-coded program.
// Each register index is derived as a 2D affine function.
// e.g.  $idx_{dst} = a_{dst}y + b_{dst}x + c_{dst}^0$ , where  $c_{dst}^0$  is specified by
// micro op  $\theta$  fields.
for y in [0..i)
  for x in [0..j)
    // max pooling
    rf[ $idx_{dst}^0$ ] = MAX(rf[ $idx_{dst}^0$ ], rf[ $idx_{src}^0$ ])
    rf[ $idx_{dst}^1$ ] = MAX(rf[ $idx_{dst}^1$ ], rf[ $idx_{src}^1$ ])
    ...
    // batch norm
    rf[ $idx_{dst}^m$ ] = MUL(rf[ $idx_{dst}^m$ ], rf[ $idx_{src}^m$ ])
    rf[ $idx_{dst}^{m+1}$ ] = ADD(rf[ $idx_{dst}^{m+1}$ ], rf[ $idx_{src}^{m+1}$ ])
    rf[ $idx_{dst}^{m+2}$ ] = MUL(rf[ $idx_{dst}^{m+2}$ ], rf[ $idx_{src}^{m+2}$ ])
    rf[ $idx_{dst}^{m+3}$ ] = ADD(rf[ $idx_{dst}^{m+3}$ ], rf[ $idx_{src}^{m+3}$ ])
    ...
    // activation
    rf[ $idx_{dst}^{n-1}$ ] = RELU(rf[ $idx_{dst}^{n-1}$ ], rf[ $idx_{src}^{n-1}$ ])
    rf[ $idx_{dst}^n$ ] = RELU(rf[ $idx_{dst}^n$ ], rf[ $idx_{src}^n$ ])
```


(c) Max pool, batch norm and activation micro-coded program

Existing Approach

Frameworks



A horizontal dashed box containing the word "Frameworks" on the left and six logos on the right: TensorFlow (orange 3D 'T'), ML (yellow 'ML' on a grey cube), PyTorch (orange flame), Caffe (grey wireframe polyhedron), Keras (red square with white 'K'), and MXNet (blue circle with white 'm').




Hardware




A horizontal dashed box containing the word "Hardware" on the left and two images on the right: the NVIDIA logo (green eye icon and the word "NVIDIA" in black) and a photograph of a black NVIDIA GPU card.

Existing Approach

Frameworks



High-level data flow graph




Hardware




Existing Approach

Frameworks



High-level data flow graph






Primitive Tensor operators such as Conv2D

Hardware



Existing Approach


Frameworks



High-level data flow graph

Primitive Tensor operators such as Conv2D

eg. cuDNN




Offload to heavily optimized DNN operator library


Hardware




Existing Approach: Engineer Optimized Tensor Operators



Existing Approach: Engineer Optimized Tensor Operators




Existing Approach: Engineer Optimized Tensor Operators



Matmul: Operator Specification


```
C = tvn.compute((m, n),  
    lambda y, x: tvn.sum(A[k, y] * B[k, x], axis=k))
```

Existing Approach: Engineer Optimized Tensor Operators




Matmul: Operator Specification

```
C = tvn.compute((m, n),  
    lambda y, x: tvn.sum(A[k, y] * B[k, x], axis=k))
```



Existing Approach: Engineer Optimized Tensor Operators



Matmul: Operator Specification


```
C = tvn.compute((m, n),  
    lambda y, x: tvn.sum(A[k, y] * B[k, x], axis=k))
```



Vanilla Code

```
for y in range(1024):  
    for x in range(1024):  
        C[y][x] = 0  
        for k in range(1024):  
            C[y][x] += A[k][y] * B[k][x]
```

Existing Approach: Engineer Optimized Tensor Operators



Matmul: Operator Specification


```
C = tvn.compute((m, n),  
    lambda y, x: tvn.sum(A[k, y] * B[k, x], axis=k))
```



Loop Tiling for Locality


```
for yo in range(128):  
    for xo in range(128):  
        C[yo*8:yo*8+8][xo*8:xo*8+8] = 0  
        for ko in range(128):  
            for yi in range(8):  
                for xi in range(8):  
                    for ki in range(8):  
                        C[yo*8+yi][xo*8+xi] +=  
                            A[ko*8+ki][yo*8+yi] * B[ko*8+ki][xo*8+xi]
```

Existing Approach: Engineer Optimized Tensor Operators



Matmul: Operator Specification

```
C = tvn.compute((m, n),  
                lambda y, x: tvn.sum(A[k, y] * B[k, x], axis=k))
```





Map to Accelerators

```
inp_buffer AL[8][8], BL[8][8]  
acc_buffer CL[8][8]  
for yo in range(128):  
  for xo in range(128):  
    vdl.a.fill_zero(CL)  
    for ko in range(128):  
      vdl.a.dma_copy2d(AL, A[ko*8:ko*8+8][yo*8:yo*8+8])  
      vdl.a.dma_copy2d(BL, B[ko*8:ko*8+8][xo*8:xo*8+8])  
      vdl.a.fused_gemm8x8_add(CL, AL, BL)  
      vdl.a.dma_copy2d(C[yo*8:yo*8+8, xo*8:xo*8+8], CL)
```


Human exploration of optimized code

Limitations of Existing Approach


Frameworks




cuDNN




Limitations of Existing Approach





cuDNN




Limitations of Existing Approach




cuDNN




Limitations of Existing Approach





cuDNN




Limitations of Existing Approach



cuDNN




Limitations of Existing Approach




**New operator introduced
by operator fusion optimization
potentially benefit: 1.5x speedup**

cuDNN




Limitations of Existing Approach



New operator introduced
by operator fusion optimization
potentially benefit: 1.5x speedup


cuDNN



Limitations of Existing Approach




New operator introduced
by operator fusion optimization
potentially benefit: 1.5x speedup



cuDNN





Limitations of Existing Approach



New operator introduced
by operator fusion optimization
potentially benefit: 1.5x speedup



Engineering intensive

cuDNN



Learning-based Learning System


Frameworks



High-level data flow graph and optimizations





Hardware




Learning-based Learning System

Frameworks





High-level data flow graph and optimizations

Hardware



Learning-based Learning System


Frameworks



High-level data flow graph and optimizations



Hardware aware Search Space of Optimized Tensor Programs

Hardware



Learning-based Learning System

Frameworks




High-level data flow graph and optimizations

Hardware aware Search Space of Optimized Tensor Programs



Machine Learning based Program Optimizer

Hardware



Learning-based Learning System

Frameworks




High-level data flow graph and optimizations

Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer



directly generate optimized program for new operator workloads and hardware

Hardware



Learning-based Learning System

Frameworks




High-level data flow graph and optimizations

Hardware aware Search Space of Optimized Tensor Programs



Machine Learning based Program Optimizer

Hardware



Learning-based Learning System

Frameworks



High-level data flow graph and optimizations


Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer

Hardware




Hardware-aware Search Space




Tensor Expression Language (Specification)

```
C = tvm.compute((m, n),  
                lambda y, x: tvm.sum(A[k, y] * B[k, x], axis=k))
```

Hardware



Hardware-aware Search Space




Tensor Expression Language (Specification)

```
C = tvm.compute((m, n),  
                lambda y, x: tvm.sum(A[k, y] * B[k, x], axis=k))
```

Define search space of hardware aware mappings from expression to hardware program

Based on Halide's compute/schedule separation

Hardware




Hardware-aware Search Space


CPUs



Compute Primitives



scalar



vector

Memory Subsystem



implicitly managed

Loop Transformations

Cache Locality

Vectorization

Reuse primitives from prior work:
Halide, Loopy

Challenge to Support Diverse Hardware Backends



CPU



GPU



TPU-like specialized Accelerators




Hardware-aware Search Space


GPUs



Compute Primitives




scalar



vector

Memory Subsystem




mixed

Hardware-aware Search Space


GPUs



Compute Primitives




scalar



vector

Memory Subsystem



mixed


Shared memory among
compute cores

Hardware-aware Search Space


GPUs



Compute Primitives




scalar



vector

Memory Subsystem



mixed


Shared memory among
compute cores

Use of Shared
Memory


Thread
Cooperation

Hardware-aware Search Space

TPU-like Specialized Accelerators



Compute Primitives



tensor



Memory Subsystem




explicitly managed

Hardware-aware Search Space

TPU-like Specialized Accelerators



Compute Primitives



tensor

Memory Subsystem




explicitly managed

Tensorization Challenge

**Compute
primitives**

Tensorization Challenge


**Compute
primitives**




scalar

Tensorization Challenge

**Compute
primitives**




scalar




vector

Tensorization Challenge


Compute
primitives



scalar




vector




tensor

Tensorization Challenge


Compute
primitives



scalar



vector



tensor

**Hardware designer:
declare tensor instruction interface
with Tensor Expression**

```
w, x = t.placeholder((8, 8)), t.placeholder((8, 8))
k = t.reduce_axis((0, 8))
y = t.compute((8, 8), lambda i, j:
               t.sum(w[i, k] * x[j, k], axis=k))
```

declare behavior


```
def gemm_intrin_lower(inputs, outputs):
    ww_ptr = inputs[0].access_ptr("r")
    xx_ptr = inputs[1].access_ptr("r")
    zz_ptr = outputs[0].access_ptr("w")
    compute = t.hardware_intrin("gemm8x8", ww_ptr, xx_ptr, zz_ptr)
    reset = t.hardware_intrin("fill_zero", zz_ptr)
    update = t.hardware_intrin("fuse_gemm8x8_add", ww_ptr, xx_ptr, zz_ptr)
    return compute, reset, update
```

lowering rule to generate
hardware intrinsics to carry
out the computation


```
gemm8x8 = t.decl_tensor_intrin(y.op, gemm_intrin_lower)
```

Tensorization Challenge


Compute primitives



scalar



vector



tensor

Hardware designer:
declare tensor instruction interface
with Tensor Expression

```
w, x = t.placeholder((8, 8)), t.placeholder((8, 8))
k = t.reduce_axis((0, 8))
y = t.compute((8, 8), lambda i, j:
               t.sum(w[i, k] * x[j, k], axis=k))
```


declare behavior

```
def gemm_intrin_lower(inputs, outputs):
    ww_ptr = inputs[0].access_ptr("r")
    xx_ptr = inputs[1].access_ptr("r")
    zz_ptr = outputs[0].access_ptr("w")
    compute = t.hardware_intrin("gemm8x8", ww_ptr, xx_ptr, zz_ptr)
    reset = t.hardware_intrin("fill_zero", zz_ptr)
    update = t.hardware_intrin("fuse_gemm8x8_add", ww_ptr, xx_ptr, zz_ptr)
    return compute, reset, update
```

lowering rule to generate
hardware intrinsics to carry
out the computation

```
gemm8x8 = t.decl_tensor_intrin(y.op, gemm_intrin_lower)
```

Tensorize:
transform program
to use tensor instructions





scalar


tensor

Hardware-aware Search Space

TPU-like Specialized Accelerators



Compute Primitives



tensor



Memory Subsystem




explicitly managed

Hardware-aware Search Space

TPU-like Specialized Accelerators



Compute Primitives




tensor

Memory Subsystem



explicitly managed


Hardware-aware Search Space




Tensor Expression Language

```
C = tvm.compute((m, n),  
                lambda y, x: tvm.sum(A[k, y] * B[k, x], axis=k))
```

Hardware



Hardware-aware Search Space



Tensor Expression Language

```
C = tvm.compute((m, n),  
    lambda y, x: tvm.sum(A[k, y] * B[k, x], axis=k))
```


Primitives in prior work:
Halide, Loopy

Loop
Transformations


Thread
Bindings

Cache
Locality

Hardware



Hardware-aware Search Space



Tensor Expression Language

```
C = tvm.compute((m, n),  
    lambda y, x: tvm.sum(A[k, y] * B[k, x], axis=k))
```

Primitives in prior work:
Halide, Loopy

Loop
Transformations

Thread
Bindings

Cache
Locality


New primitives for GPUs,
and enable TPU-like
Accelerators

Thread
Cooperation


Tensorization

Latency
Hiding

Hardware



Hardware-aware Search Space



Tensor Expression Language

```
C = tvm.compute((m, n),  
    lambda y, x: tvm.sum(A[k, y] * B[k, x], axis=k))
```

Loop
Transformations

Thread
Bindings


Cache
Locality

Thread
Cooperation


Tensorization

Latency
Hiding

Hardware



Hardware-aware Search Space



Tensor Expression Language

```
C = tvm.compute((m, n),  
                lambda y, x: tvm.sum(A[k, y] * B[k, x], axis=k))
```

Loop
Transformations

Thread
Bindings


Cache
Locality

Thread
Cooperation


Tensorization

Latency
Hiding

Hardware



Hardware-aware Search Space



Tensor Expression Language

```
C = tvm.compute((m, n),  
    lambda y, x: tvm.sum(A[k, y] * B[k, x], axis=k))
```

**Billions
of possible
optimization
choices**

Loop
Transformations

Thread
Bindings


Cache
Locality

Thread
Cooperation

Tensorization



Latency
Hiding

Hardware



Learning-based Learning System

Frameworks




High-level data flow graph and optimizations

Hardware aware Search Space of Optimized Tensor Programs



Machine Learning based Program Optimizer

Hardware



Learning-based Learning System

Frameworks




High-level data flow graph and optimizations

Hardware aware Search Space of Optimized Tensor Programs



Machine Learning based Program Optimizer

Hardware



Learning-based Learning System

Frameworks




High-level data flow graph and optimizations

Hardware aware Search Space of Optimized Tensor Programs


AutoTVM: Machine Learning based Program Optimizer

Hardware



Some Quick Results

End to End Inference Performance (Nvidia Titan X)



End to End Inference Performance (Nvidia Titan X)

Backed by cuDNN





Tensorflow




Apache MXNet




Tensorflow-XLA




End to End Inference Performance (Nvidia Titan X)




End to End Inference Performance (Nvidia Titan X)



End to End Inference Performance (Nvidia Titan X)





End to End Inference Performance (Nvidia Titan X)



Across Hardware Platforms



ARM CPU(A53)

ARM GPU(MALI)



Supporting New Specialized Accelerators

Frameworks



High-level data flow graph and optimizations

Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer



LLVM

CUDA



Supporting New Specialized Accelerators

Frameworks



High-level data flow graph and optimizations

Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer

LLVM



CUDA



VTA: Open, Customizable Deep Learning Accelerator


Edge FPGA




Data Center FPGA



ASIC




More on the High-Level Optimizations




Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer




More on the High-Level Optimizations

Frameworks




Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer



More on the High-Level Optimizations

Frameworks



Relay: High-Level Differentiable IR

Hardware aware Search Space of Optimized Tensor Programs

Machine Learning based Program Optimizer

LLVM



CUDA




VTA: Open, Customizable
Deep Learning Accelerator


Edge FPGA




Data Center FPGA




ASIC



TVM: Learning-based Deep Learning Compiler




TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR


TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

TVM: Learning-based Deep Learning Compiler




High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal



TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal

VTA




Edge
FPGA

Cloud
FPGA

ASIC

TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal

VTA



Edge
FPGA

Cloud
FPGA

ASIC


Optimization

AutoTVM


AutoVTA

Hardware Fleet

TVM: Learning-based Deep Learning Compiler



TVM: Learning-based Deep Learning Compiler



TVM Open Source Community

- Prefer public archivable discussion
- Open RFC discussion
- Bring in new members by merit

11 commit results in [dmlc/tvm](#)

Sort: Best match ▾

[**COMMUNITY**] new **community** guideline (#2077)

Verified



7858a1e



tqchen committed to [dmlc/tvm](#) 22 days ago ✓

[**COMMUNITY**] @ajtulloch -> Reviewer (#2236)



069aa38



ZihengJiang authored and tqchen committed to [dmlc/tvm](#) 3 days ago ✓

[**COMMUNITY**] @masahi -> Committer (#2252)



57a53ee



yzhliu authored and tqchen committed to [dmlc/tvm](#) 5 days ago ✓

[**COMMUNITY**] @grwlf -> Reviewer (#2190)

Verified




d370f5d




tqchen committed to [dmlc/tvm](#) 13 days ago ✓

<https://docs.tvm.ai/contribute/community.html>

TVM: Learning-based Deep Learning Compiler




TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR


TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

TVM: Learning-based Deep Learning Compiler




High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal



TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal

VTA




Edge
FPGA

Cloud
FPGA

ASIC

TVM: Learning-based Deep Learning Compiler



High-Level Differentiable IR

Tensor Expression IR

LLVM, CUDA, Metal

VTA



Edge
FPGA

Cloud
FPGA

ASIC


Optimization

AutoTVM

AutoVTA

Hardware Fleet

TVM: Learning-based Deep Learning Compiler



TVM: Learning-based Deep Learning Compiler

